Western Digital_®

The Hype around the RISC-V Hypervisor

Alistair Francis <alistair.francis@wdc.com>

Anup Patel <anup.patel@wdc.com>

KVM Forum 2019

Overview

- RISC-V H-Extension (Alistair)
- RISC-V H-Extension in QEMU (Alistair)
- KVM RISC-V (Anup)
- KVM RISC-V Status & Future Work (Anup)
- KVM RISC-V Demo (Anup)
- Questions

RISC-V H-Extension

The RISC-V Hypervisor Extension

RISC-V H-Extension: Spec Status


H-Extension spec close to freeze state

- Designed to suit both Type-1 (Baremetal) and Type-2 (Hosted) hypervisor
- v0.4-draft was released on 16th June 2019
 - This includes feedback from Open Source virtualisation projects
 - Additions have happened to the spec since:
 - htimedelta/htimedeltah CSR (Proposed by WDC Merged)
 - Dedicated exception causes for Guest page table faults (Proposed by John Hauser Merged)
 - htinst & htval2 CSRs for better MMIO emulation (Proposed by WDC and extended by John Hauser Merged)
 - Separate HIE & HIP CSR for virtual interrupt injection (Proposed by WDC and extended by John Hauser Merged)
- v0.5-draft released on 30th October 2019 (Today)
- Western Digital's initial QEMU, Xvisor and KVM ports were based on v0.3
- They have all been updated to the new v0.4 spec
 - There were limited software changes required between v0.3 and v0.4
 - QEMU required more changes

RISC-V H-Extension: Privilege Mode Changes

New execution modes for guest execution

- HS-mode = S-mode with hypervisor capabilities and new CSRs
- Two additional modes:
 - VS-mode = Virtualized S-mode
 - VU-mode = Virtualized U-mode



RISC-V H-Extension: CSR changes

More control registers for virtualising S-mode

- In HS-mode (V=0)
 - "s<xyz>" CSRs point to standard "s<xyz>" CSRs
 - "h<xyz>" CSRs for hypervisor capabilities
 - "vs<xyz>" CSRs contains VS-mode state
- In VS-mode (V=1)
 - "s<xyz>" CSRs point to virtual "vs<xyz>" CSRs

HS-mode CSRs for hypervisor capabilities		
hstatus	Hypervisor Status	
hideleg	Hypervisor Interrupt Delegate	
hedeleg	Hypervisor Trap/Exception Delegate	
htimedelta	Hypervisor Guest Time Delta	
hgatp	Hypervisor Guest Address Translation	

HS-mode CSRs for accessing Guest/VM state		
vsstatus	Guest/VM Status	
vsie	Guest/VM Interrupt Enable	
vsip	Guest/VM Interrupt Pending	
vstvec	Guest/VM Trap Handler Base	
vsepc	Guest/VM Trap Progam Counter	
vscause	Guest/VM Trap Cause	
vstval	Guest/VM Trap Value	
vsatp	Guest/VM Address Translation	
vsscratch	Guest/VM Scratch	

RISC-V H-Extension: Two-stage MMU

Hardware optimized guest memory management

- Two-Stage MMU for VS/VU-mode:
 - VS-mode page table (Stage1):
 - Translates Guest Virtual Address (GVA) to Guest Physical Address (GPA)
 - Programmed by Guest (same as before)
 - HS-mode guest page table (Stage2):
 - Translates Guest Physical Address (GPA) to Host Physical Address (HPA)
 - Programmed by Hypervisor
- In HS-mode, software can program two page tables:
 - HS-mode page table: Translate hypervisor Virtual Address (VA) to Host Physical Address (HPA)
 - HS-mode guest page table: Translate Guest Physical Address (GPA) to Host Physical Address (HPA)
- Format of VS-mode page table, HS-mode guest page table and HS-mode host page table is same (Sv32, Sv39, Sv48,)

RISC-V H-Extension: I/O & Interrupts

I/O and guest interrupts virtualization

- Virtual interrupts injected by updating VSIP CSR from HS-mode
- Software and Timer Interrupts:
 - Hypervisor will emulate SBI calls for Guest
- HS-mode guest page table can be used to trap-n-emulate MMIO accesses for:
 - Software emulated PLIC
 - VirtIO devices
 - Other software emulated peripherals

RISC-V H-Extension: Compare ARM64

How is RISC-V H-Extension compared to ARM64 virtualization?

RISC-V H-Extension v0.4 draft	ARM64 (ARMv8.x) Virtualization
No separate privilege mode for hypervisors. Extends S-mode with hypervisor capabilities (HS-mode) and Guest/VM run in virtualized S-mode/U-mode (VS-mode or VU-mode).	Separate EL2 exception-level for hypervisors with it's own <xyz>_EL2 MSRs. The Guest/VM will run in EL1/EL0 exception levels.</xyz>
Well suited for both Type-1 (baremetal) and Type-2 (hosted) hypervisors. The S <xyz> CSRs access from VS-mode map to special VS<xyz> CSRs which are only accessible to HS-mode and M-mode.</xyz></xyz>	Special ARMv8.1-VHE Virtualization Host Extension for better performance of Type-2 (hosted) hypervisor. Allows Host kernel (meant for EL1) to run in EL2 by mapping <xyz>_EL1 MSRs to <abc>_EL2 MSRs in Host mode.</abc></xyz>
Virtual interrupts for Guest/VM injected using VSIP CSR. The hypervisor does not require any special save/restore but it will emulate entire PLIC in software.	Virtual interrupts for Guest/VM injected using LR registers of GICv2/GICv3 with virtualization extension. The hypervisor will save/restore LR registers and emulate all GIC registers in software except GIC CPU registers.

RISC-V H-Extension: Compare ARM64 (Contd.)

How is RISC-V H-Extension compared to ARM64 virtualization?

RISC-V H-Extension v0.4 draft	ARM64 (ARMv8.x) Virtualization
Virtual timer events for Guest/VM using SBI calls emulated by hypervisor. The SBI calls trap to hypervisor so save/restore of virtual timer state not required.	Virtual timer events for Guest/VM using ARM generic timers with virtualization support. The hypervisor will save/restore virtual timer state and manage virtual timer interrupts.
Virtual inter-processor interrupts for Guest/VM using SBI calls emulated by hypervisor. The hypervisor does not require any special save/restore.	Virtual inter-processor interrupts for Guest/VM by emulating ICC_SGI1R_EL1 (virtual GICv3) or GICD_SGIR (virtual GICv2). The save/restore will be handled as part of LR registers save/restore.
Nested virtualization supported using HSTATUS.VTVM and HSTATUS.VTSR bits. The hypervisor will trap-n-emulate Guest hypervisor capabilities.	Special ARMv8.3-NV for supporting nested virtualization on ARMv8. The hypervisor will trapnemulate Guest hypervisor capabilities. The ARMv8.4-NV further enhances nested virtualization support.

RISC-V H-Extension in QEMU

Emulating RISC-V Hypervisor Extension in QEMU

Current QEMU Implementation

- Patches on list to add support for v0.4 Virtualisation extension
 - Both for 32-bit and 64-bit
 - Includes all vs CSRs and support for swapping CSRs
 - Interrupts are correctly generated to the Hypervisor, which can then inject them to it's guests
 - Floating point is correctly disabled by the Hypervisor
 - Two stage MMU is implemented and fully supported
- The Hypervisor extension is disabled by default
 - It can be enabled with: -cpu rv64,x-h=true
 - The patches can be found here until they are fully upstream: https://github.com/kvm-riscv/qemu

Changes made to QEMU in preparation

- Remove requirement on MIP CSR (pending interrupts) being updated atomically
 - Having MIP updated atomically posed a headache for swapping the VSIP and SIP CSRs
- Allow setting ISA extensions via command line
 - We need to have Hypervisor extensions disabled by default, and allow users to enable via command line
 - QEMU can now enable/disable extensions via command line
- Consolidate floating point enable/disable logic

Maintaining the Hypervisor State

- The Hypervisor state only changes on traps and returns
 - This makes it straight forward to keep track of
- M Mode and HS Mode can pretend to be Virtualised
 - This is used to access memory through the 2-stage MMU (to decode fault addresses for example)
 - QEMU needs to know when to do this
- Certain faults can not be delegated to the guests
 - QEMU needs to know if one of these happen
 - This is maintained as part of the virtualisation state (FORCE HS EXCEP)


Two Stage MMU

- Two stages are always enabled when virtualisation is on
- Two stages can be turned on even when virtualisation is off
 - MSTATUS_MPRV in M mode and HSTATUS_SPRV and HSTATUS_SPV in HS mode
 - This doesn't apply to instruction fetches, only loads/stores
 - This requires the translation to use vsatp instead of satp (guests page table)
- Second level translation failures must raise an exception with the Hypervisor
 - They can not be delegated

```
@env: CPURISCVState
 st lphaphysical: This will be set to the calculated physical address
  Oprot: The returned protection attributes
  @addr: The virtual address to be translated
  @access type: The type of MMU access
  @mmu idx: Indicates current privilege level
                  Second stage is used for hypervisor quest translation
  @two stage: Are we going to perform two stage translation
static int get physical address(CPURISCVState *env, hwaddr *physical,
                                       *prot, target ulong addr,
                                      access type, int mmu idx,
                                       first stage, bool two stage)
       /* Two stage lookup */
           goto tlb lookup done;
       /* Second stage lookup */
       ret = get physical address(env, &pa, &prot, im address, access type, mmu idx,
           * Guest physical address translation failed, this is a HS
           address = im address | (address & (TARGET PAGE SIZE - 1));
           goto tlb lookup done;
   } else
```

Handling Register Swapping in QEMU

- Using pointers to handle M-Mode CSRs that are exposed as S-Mode (mstatus, mie)
- Value swapping the S-Mode only CSRs
- mip CSR (no longer atomically accessed) is value swapped as well



Future Work

- Upstream the current work
- Implement RISC-V H-Extension v0.5 draft
- Update QEMUs TLB caching index's to include Virtualisation state
 - Then we can support fine grain TLB flushing from sfence and hfence instructions
 - Allow sfence to only flush current virtualization TLBs
 - Allow hence to flush only guest TLBs
 - Currently we flush everything on state changes which is slow and incorrect
- Update to the latest version of the spec as it is released
- Add support for nested virtualization
- Get 32-bit Linux guests running


KVM RISC-V

The RISC-V port of the KVM hypervisor

KVM RISC-V

World's first Type-2 RISC-V hypervisor

- RISC-V H-extension is very well suited for KVM Hypervisor
- Host Linux runs unmodified in HS-mode
- H-extension CSRs only accessed by KVM RISC-V in Host Linux
- Guest Linux runs unmodified in VS-mode



KVM RISC-V: Key Aspects

What have we achieved so far?

- No RISC-V specific KVM IOCTL
- Minimal possible world-switch
- Full save-restore via vcpu_load()/vcpu_put()
- FP lazy save/restore
- KVM ONE_REG interface for user-space
- Timer and IPI emulation in kernel-space
- PLIC emulation is done in user-space
- Hugepage support
- SBI v0.1 interface for Guest
- Unhandled SBI calls forwarded to KVM userspace

KVM RISC-V: SBI Interface


Syscall style interface between Host and Guest

- SBI = Supervisor Binary interface
- SBI v0.1 in-use by Linux kernel (Refer, https://github.com/riscv/riscv-sbi-doc/blob/v0.1.0/riscv-sbi.md)
- SBI v0.2 in draft stage

Туре	Function	Function ID
Timer	sbi_set_timer	0
IPI	sbi_clear_ipi sbi_send_ipi	3 4
Memory Model	sbi_remote_fence_i sbi_remote_sfence_vma sbi_remote_sfence_vma_asid	5 6 7
Console	sbi_console_putchar sbi_console_getchar	1 2
Shutdown	sbi_shutdown	8

KVM RISC-V: RUN LOOP

The runtime loop for KVM RISC-V VCPUs




KVM RISC-V: RUN IOCTL


The In-Kernel RUN LOOP

```
int kvm_arch_vcpu_ioctl_run(....)
                                                          Update VCPU state for MMIO returned from userspace
   int ret = 1;
   /* Handle MMIO returned from userspace *,
                                                          Update VCPU state for SBI returned from userspace
   /* Handle SBI returned from userspace */
   while (ret > 0) {
                                                          Update VCPU VSIP CSR for pending VCPU interrupts
       kvm_riscv_vcpu_flush_interrupts(....);4
                                                          KVM RISC-V world switch
        __kvm_riscv_switch_to(....); ←
       kvm_riscv_vcpu_sync_interrutps(....);
                                                          Sync-up VSIP CSR changes done by VCPU
       ret = kvm_riscv_vcpu_exit(....);
   return ret;
                                                          Process VCPU traps
```

KVM RISC-V: VCPU Interrupts


Multiple producer and single consumer of VCPU interrupts





KVM RISC-V: World Switch

The KVM world switch between Host and Guest



KVM RISC-V: VCPU Context

What things are saved/restored for a VCPU?

struct kvm_cpu_context		
Field	Description	Save/Restore
zero	Zero register	
ra	Return address register	World switch
sp	Stack pointer register	World switch
gp	Global pointer register	World switch
tp	Thread pointer register	World switch
a0-a7	Function argument registers	World switch
t0-t6	Caller saved registers	World switch
s0-s11	Callee saved registers	World switch
sepc	Program counter	World switch
sstatus	Shadow SSTATUS CSR	World switch
hstatus	Shadow HSTATUS CSR	World switch
fp	All floating-point registers	Load/Put

struct kvm_vcpu_csr			
Field	Description	Save/Restore	
vsstatus	SSTATUS CSR	Load/Put	
vsie	SIE CSR	Load/Put	
vstvec	STVEC CSR	Load/Put	
vsscratch	SSCRATCH CSR	Load/Put	
vsepc	SEPC CSR	Load/Put	
vscause	SCAUSE CSR	Load/Put	
vstval	STVAL CSR	Load/Put	
vsip	SIP CSR	Load/Put	
vsatp	SATP CSR	Load/Put	

KVM RISC-V: ONE REG Interface

How can KVM userspace access VCPU context?

- Only KVM_GET_ONE_REG and KVM_SET_ONE_REG IOCTLs available
- Five types of ONE_REG registers: CONFIG, CORE, CSR, FP_F and FP_D
- "isa" CONFIG register can only be written before running the VCPU
- "mode" CORE register has two possible values: 1 (S-mode) and 0 (U-mode)

ONE_REG Name	Туре	Width	Permission
isa	CONFIG	32/64	Read-n-Write-before-running
tbfreq	CONFIG	32/64	Read-Only
regs.pc	CORE	32/64	Read-Write
regs.ra	CORE	32/64	Read-Write
regs.sp	CORE	32/64	Read-Write
regs.gp	CORE	32/64	Read-Write
regs.tp	CORE	32/64	Read-Write
regs.t0 - regs.t6	CORE	32/64	Read-Write
regs.s0 - regs.s11	CORE	32/64	Read-Write
mode	CORE	32/64	Read-Write
f[0] - f[31]	FP_F	32	Read-Write
fcsr	FP_F/FP_D	32	Read-Write
f[0] - f[31]	FP_D	64	Read-Write

KVM RISC-V Status & Future Work

Where are we? and What next?

KVM RISC-V: Patches

Where are the patches?

- First version of KVM RISC-V series was send-out on July 29th 2019
- Most of the patches are already Reviewed-n-Acked in v6 of KVM RISC-V series
- Recently, we send-out v9 of KVM RISC-V series on October 16th 2019
- KVMTOOL/QEMU upstreaming on-hold until KVM RISC-V is merged in kernel
- Official KVM RISC-V repo on GitHub at: https://github.com/kvm-riscv/linux.git
- KVM RISC-V wiki at: https://github.com/kvm-riscv/howto/wiki
- To play with KVM RISC-V on QEMU refer: https://github.com/kvm-riscv/howto/wiki/KVM-RISCV64-on-QEMU

KVM RISC-V: TODO List

What next?

- Move to RISC-V H-Extension v0.5 draft
- Get 32-bit KVM working
- Bring-up on real-HW or FPGA
- SBI v0.2 base and replacement extensions support
- SBI v0.2 para-virtualized time accounting extension
- Trace points
- KVM unit test support
- Virtualize vector extensions
- Upstream KVMTOOL changes (blocked on KVM RISC-V kernel patches)
- QEMU KVM support (blocked on KVM RISC-V kernel patches)

KVM RISC-V: TODO List (Contd.)

What next?

- In-kernel PLIC emulation
- Guest/VM migration support
- Libvirt support
- Allow 32bit Guest on 64bit Host (Defined in RISC-V spec)
- Allow big-endian Guest on little-endian Host and vice-versa (Defined in RISC-V spec)
- and more

KVM RISC-V Demo

KVM RISC-V running on QEMU RISC-V

Questions?

Western Digital®