

Efficient Performance Monitoring in the Cloud with Virtual Performance Monitoring Units (PMUs)

Contributors

Wei Wang, Kan Liang, Like Xu, Andi Kleen, Guang Zeng, Danmei Wei

Presenter Sean Christopherson

Agenda

Project Goals Background Our Solutions Test Results Current Status Future Works

Part 1: Project Goals

Project Goals

Virtual PMUs are usually disabled in today's clouds

💷 root@instance-4: /opt/perf - Google Chrome

https://ssh.cloud.google.com/projects/ubuntu-12-09-2018/zones/us-west2-

root@instance-4:/opt/perf# perf record -e branch-misses ./ftest Error: The branch-misses event is not supported. root@instance-4:/opt/perf#

Project Goals

Virtual PMUs are usually disabled in today's clouds

- inaccurate profiling results
- Iack of advanced PMU features (e.g., LBR and PEBS)

Many cloud vendors (e.g., Google*, Alibaba*, Tencent*, Huawei*, Baidu*) have a strong interest in making PMUs usable in their cloud productions

What we did

- Reduced PMU virtualization overhead to generate more accurate profiling results
- Added support for LBR and PEBS virtualization in KVM

*Other names and brands may be claimed as the property of others.

Part 2: Background

Performance Monitoring Units

Each **Fixed Function Counter** counts a specific event

- Fixed counter 0: Instruction retired
- Fixed counter 1: Unhalted core cycles
- Fixed counter 2: Reference cycles

Last Branch Records

- Stack of MSRs that records branch sources and destinations
- Enabled via DEBUGCTRL MSR
- Usually takes a PMU counter to do branch sampling

Each logical CPU has its own **PMU**

Fixed Counter 0	GP Counter 0
Fixed Counter 1	GP Counter 1
Fixed Counter 2	GP Counter 2
	GP Counter 3
LBR Stack	GP Counter 4
Entry 0	GP Counter 5
Entry 1	GP Counter 6
Entry 2	GP Counter 7
•	
Entry N	
DEBUGCTRL	

General Purpose Counters can

be configured to count any supported event

- Unhalted core cycles
- Instruction retired
- Branch instruction retired


• ...

PMU can be configured to generate **Performance Monitoring Interrupts** after N events

- Sampling
- Histograms


...

PMU Usage in Native Linux*



*Other names and brands may be claimed as the property of others.


PMUs Usage in Linux* KVM Guest




*Other names and brands may be claimed as the property of others.

Part 3: Our Solutions

vPMU Working Model Optimization



Last Branch Records (LBR) Virtualization




*Other names and brands may be claimed as the property of others.

Part 4: Test Results

Test Environment

- CPU: Intel[®] Xeon[®] Processor E5-2699 v4 @ 2.20GHz
- Host and Guest Kernel: Linux* 4.19.0, booted with "nowatchdog"
- VM Configuration: 4 vCPUs, 8G memory

Latency Comparison (Logarithmic)



Branch Miss Sampling

\$ perf record -e branch-misses ./test_program

Test on Host:

. . .

48.19%	ftest	ftest	[.] main
21.21%	ftest	ftest	[.] bar
18.44%	ftest	ftest	[.] foo
11.64%	ftest	ftest	[.] qux
0.40%	ftest	libc-2.23.so	[.]random
0.02%	ftest	libc-2.23.so	[.]randomr

Test in Guest without optimization:

. . .

82.64%	ftest	[kernel.kallsyms]
6.15%	ftest	[kernel.kallsyms]
4.62%	ftest	[kernel.kallsyms]
2.20%	ftest	[kernel.kallsyms]
1.32%	ftest	[kernel.kallsyms]
0.66%	ftest	[kernel.kallsyms]

[k] perf event task tick

- [k] scheduler tick
- [k] trigger load balance
- [k] raise softirq
- [k] nohz_balance_exit_idle
- [k] run posix cpu timers

Perf run doesn't complete due to the large vPMU overhead Results gathered via stopping the run via "ctrl-c"

46.18%	ftest	ftest	[.]	main
22.29%	ftest	ftest	[.]	bar
20.29%	ftest	ftest	[.]	foo
10.47%	ftest	ftest	[.]	qux
0.36%	ftest	libc-2.23.so	[.]	random
0.24%	ftest	libc-2.23.so	[.]	random_r

16

Last Branch Recording (LBR) Tests

\$ perf record --call-graph lbr ./ftest

Children	Self	Command	Shared Object	Symbol
+ 99.99%	0.00%	ftest	ftest	[.] start
+ 99.99%	0.00%	ftest	libc-2.23.so	[.] libc start main
+ 99.99%		ftest	ftest	[.] main
+ 39.73%	36.65%	ftest	ftest	[.] qux
+ 38.72%	16.57%	ftest	ftest	[.] bar
+ 29.44%		ftest	ftest	[.] foo
+ 20.71%		ftest	libc-2.23.so	[.]random
+ 13.39%	12.97%	ftest	libc-2.23.so	[.] random r
+ 9.23%	1.32%	ftest	ftest	[.] random@plt
Children	Self	Command	Shared Object	Symbol
+ 100.00%	0.00%	ftest	ftest	[.] _start
+ 99.99%	0.00%	ftest	libc-2.23.so	[.]libc_start_main

Host Results

Guest Results

	Children	Self	Command	Shared Object	Symbol
+	100.00%	0.00%	ftest	ftest	[.] _start
+	99.99%	0.00%	ftest	libc-2.23.so	[.]libc_start_main
+	99.99%	13.23%	ftest	ftest	[.] main
+	38.51%	16.57%	ftest	ftest	[.] foo
+	37.32%	37.26%	ftest	ftest	[.] qux
+	27.69%	12.28%	ftest	ftest	[.] bar
+	19.09%	9.43%	ftest	libc-2.23.so	[.] random
+	10.88%	1.44%	ftest	ftest	[.] random@plt
+	9.66%	9.65%	ftest	libc-2.23.so	[.] random r

17

Part 5: Current Status

Current Status

- vPMU optimization
 - https://lkml.org/lkml/2018/11/1/937 (full optimization, NAK'd)
 - https://lkml.org/lkml/2019/10/27/834 (intermediate step)
- LBR
 - https://lkml.org/lkml/2019/8/6/215
- PEBS
 - https://lkml.org/lkml/2019/10/27/53

Part 6: Future Works

Future Works

- Continue to upstream the patches
- Support arch v5 PMU features



Thank You!

Disclaimers

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest forecast, schedule, specifications and roadmaps.

The products and services described may contain defects or errors known as errata which may cause deviations from published specifications. Current characterized errata are available on request. No product or component can be absolutely secure.

Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or by visiting <u>www.intel.com/design/literature.htm</u>

Intel, the Intel logo, and Xeon are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others

© Intel Corporation.